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Abstract
This paper explores the interaction of value prediction with thread-level parallelism techniques, including
multithreading and multiprocessing, where correctness is defined by a memory consistency model. Value
prediction subtly interacts with the memory consistency model by allowing data dependent instructions to be
reordered. We find that predicting a value and later verifying that the value eventually calculated is the same as
the value predicted is not always sufficient.
We present an example of a multithreaded pointer manipulation that can generate a surprising and erroneous
result when value prediction is implemented without considering memory consistency correctness. We show
that this problem can occur with real software, and we discuss how to apply existing techniques to eliminate
the problem in both sequentially consistent systems and systems that obey relaxed memory consistency
models.
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